Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

STMicroelectronics TDA7461ND

For any questions, you can email us directly: sales@integrated-circuit.com

Distributor of STMicroelectronics: Excellent Integrated System Limited

Datasheet of TDA7461ND - IC PROCESSOR CAR RAD SGNL SO-28

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TDA7461

Car radio signal processor

Not For New Design


Features

- High performance signal processor for car radio systems
- Device includes audio processor, stereo decoder, noise blanker and multipath detector
- No external components required
- Fully programmable via I²C bus
- Low distortion
- Low noise

Description

The TDA7461 is a high performance signal processor specifically designed for car radio applications.

The device includes a complete audioprocessor and a stereo decoder with noise blanker, stereo blend and all signal processing functions necessary for state-of-the-art as viell as future car radio systems.



Switched-capacitors design technique allows to obtain all these reatures without external components or adjustments. This means that higher quality and reliability walks alongside an overall cost saving. The CSP is fully programmable by I²C bus interface allowing to customize key device parameters and especially filter characteristics.

The BiCMOS process combined with the optimized signal processing assure low noise and low distortion performances.

Table 1. Device summary

Orc'e code	Package	Packing
1DA7461ND	SO-28	Tube
TDA7461NDTR	SO-28	Tape and reel
E-TDA7461ND ⁽¹⁾	SO-28	Tube
E-TDA7461NDTR ⁽¹⁾	SO-28	Tape and reel

1. Device in ECOPACK® package, see Chapter 7: Package information on page 46.



Contents TDA7461

Contents

1	Block	diagra	m and pin description	6
	1.1	Block dia	agram	6
	1.2	Pin desc	cription	6
2	Electr	rical spe	ecification	8
	2.1	Absolute	e maximum ratings	8
	2.2	Supply		8
	2.3	ESD		8
	2.4	Therma	I data	8
	2.5	Audio pr	rocessor part feature	9
		2.5.1	Input multiplexer	. 9
		2.5.2	Volume control	. 9
		2.5.3	Bass control	. 9
		2.5.4	Treble control	. 9
		2.5.5	Speaker control	. 9
		2.5.6	Mute function	. 9
	2.6	Audio pr	rocessor electrical characteristics	10
_	_	1		
3	Descr		the audio processor part	
	3.1	Program	nmable input matrix	
	.0.	3.1.1	How to find the right input configuration	14
10		3.1.2	Input stages	14
c0//		3.1.3	AutoZero	15
02	3.2	Mux out	put	15
	3.3	Mixing s	stage	16
		3.3.1	Loudness	16
		3.3.2	Softmute	17
		3.3.3	Soft step volume	17
		3.3.4	Bass	18
		3.3.5	DC mode	18
		3.3.6	Treble	18
		3.3.7	Speaker attenuator	18





TDA7461			Contents
4	Ster	eo deco	oder part
	4.1	Stereo	decoder feature
	4.2	Stereo	decoder electrical characteristics
	4.3	Noise	blanker part
	4.4		ath detector
	4.5	•	ption of stereo decoder
	1.0	4.5.1	Stereo decoder mute
		4.5.2	Input stages
		4.5.3	Demodulator
		4.5.4	De-emphasis and high cut
		4.5.5	PLL and pilot tone detector27
		4.5.6	Fieldstrength control
		4.5.7	Level input and gain
		4.5.8	Stereo blend control
		4.5.9	Stereo blend control
	4.6	FUncti	onal description of the noise blanker
		4.6.1	Trigger path 30
		4.6.2	Automatic noise controlled threshold adjustment (ATC)30
		4.6.3	Automatic threshold control
		4.6.4	Over c'aviation detector
	4.7	Function	onal description of the multipath detector
	4.8	Test n.	cda
	0 -	610	
5	120 ;		rface description
	5.1	Interfa	ce protocol
MSO.	5.2	Auto ir	ncrement 33
6	Data	byte sp	pecification 35
7	Pack	age inf	ormation
8	Revi	sion his	story 47



List of tables TDA7461

List of tables

	Table 1.	Device summary	1
	Table 2.	Pin description	7
	Table 3.	Absolute maximum ratings	8
	Table 4.	Supply	8
	Table 5.	Thermal data	8
	Table 6.	Audio processor electrical characteristics	l C
	Table 7.	Input and source programming	14
	Table 8.	Stereo decoder electrical characteristics	20
	Table 9.	Noise blanker electrical characteristics	23
	Table 10.	Multipath detector electrical characteristics	25
	Table 11.	Transmitted data (send mode)	33
	Table 12.	Subaddress (receive mode)	34
	Table 13.	Input selector	35
	Table 14.	Loudness	36
	Table 15.	Mute, Beep and Mixing	37
	Table 16.	Mute, Beep and Mixing	38
	Table 17.	Bass and treble attenuation	3,0
	Table 18.	Bass and treble filter characteristics	‡C
	Table 19.	Speaker attenuation (LF, LR, RF, RR)	11
	Table 20.		
	Table 21.	Noise blanker	12
	Table 22.	Field strength control	13
	Table 23.	Configuration	+c
	Table 24.	Stereo decoder adjustment	14
	Table 25.	Testing	
	Table 26.	Document revision history'	17
	cole	Document revision history	
C	102		





TDA7461 List of figures

List of figures

Figure 1.	Block diagram	. 6
Figure 2.	Pin connection (top view)	. 6
Figure 3.	Input configuration tree	13
Figure 4.	Input stages	15
Figure 5.	Loudness attenuation @ fc = 400 Hz (second order)	16
Figure 6.	Loudness center frequency @ Atten. = 15 dB (second order)	16
Figure 7.	Loudness attenuation = 15 dB @ fc = 400 Hz	17
Figure 8.	Softmute timing	17
Figure 9.	Soft step timing	18
Figure 10.	Bass control @ fc = 80 Hz, Q = 1	19
Figure 11.	Bass center @ Gain = 14 dB, Q = 1	19
Figure 12.	Bass quality factors @ Gain = 14 dB, fc = 80 Hz	19
Figure 13.	Bass normal and DC mode @ Gain = 14 dB, fc = 80 Hz	19
Figure 14.	Treble control @ fc = 17.5 kHz)	19
Figure 15.	Treble center frequencies @ Gain = 14 dB	19
Figure 16.	Noise blanker diagram	24
Figure 17.	Trigger threshold vs. VPEAK	24
Figure 18.	Deviation controlled trigger adjustment	24
Figure 19.	Fieldstrength controlled trigger adjustment	25
Figure 20.	Block diagram of the stereo decoder	
Figure 21.	Signals during stereo decoder's soft mute	27
Figure 22.	Internal stereo blend characteristics	28
Figure 23.	Relation between internal and external LEVEL voltage and setup of Stereo blend	29
Figure 24.	High cut characteristics	29
Figure 25.	Block diagram of the noisebiar kert	30
Figure 26.	Block diagram of the multipath detector	31
Figure 27.	Application exan c'e 1	32
Figure 28.	Application example 2	32
Figure 29.	Interface p o'or ol diagram	33
Figure 30.	SO-28 mechanical data and package dimensions	46
Figure 30.	ie i	
) \		




Block diagram and pin description

TDA7461

1 Block diagram and pin description


1.1 Block diagram

Figure 1. Block diagram



1.2 Pin description

Figure 2. Pin connection (top view)







Block diagram and pin description

Table 2. Pin description

	N.	Name	Function	Туре
	1	ACINL	Speaker stage input left	l
	2	ACINR	Speaker stage input right	I
	3	CASSR	Cassette input right	I
	4	CASSL	Cassette input left	I
	5	CDR	CD right channel input	I
	6	CDGND	Ground reference CD	Ĺ
	7	CDL	CD left channel input	
	8	PHGND	Phone ground	(6)
	9	PHONE	Phone input	
	10	AM	AM input	I
	11	MPX	FM input (MPX)	ı
	12	LEVEL	Level input stereo decoder	ı
	13	MPIN	Multipath detector input	I
	14	MPOUT	Multipath detector output	0
	15	MUXL	Multiplexer output left chann ว่า (รเอreo decoder output left selectable ⁽¹⁾	0
	16	MUXR	Multiplexer output right channel (stereo decoder output right selectable (1))	0
	17	SMUTE	Soft mute ar ve	ı
	18	SCL	I ² C clock line	I/O
	19	SDA	ı²C data line	I/O
	20	G.ND	Supply ground	S
	21	vs	Supply voltage	S
10	22	OUTRR	Right rear speaker output	0
Ole	23	OUTLR	Left rear speaker output	0
205	24	OUTRF	Right front speaker output	0
O_{\wedge}	25	OUTLF	Left front speaker output	0
	26	CREF	Reference capacitor pin	S
	27	ACOUTR	Pre-speaker AC output right channel	0
	28	ACOUTL	Pre-speaker AC output left channel	0

^{1.} See data byte specification - speaker attenuator

Pin type:

I = Input

O = Output

I/O = Input/Output

S = Supply





Electrical specification

TDA7461

Electrical specification 2

Absolute maximum ratings 2.1

Table 3. **Absolute maximum ratings**

Symbol	Parameter	Value	Unit
V _S	Operating supply voltage	10.5	V
T _{amb}	Operating ambient temperature range	-40 to 85	°C
T _{stg}	Storage temperature range	-55 to 150	°C

2.2 **Supply**

Table 4. Supply

	I stg	1 _{stg} Storage temperature range			-55 10 15	0	-0
2.2 Table 4.							
Symbol		arameter	Test condition	Min.	Тур.	Max.	Unit
V _S	Supply vo	oltage	40	7.5	9	10	V
I _S	Supply cu	ırrent	V _S = 9V	25	30	35	mA
SVRR	Pinnla rai	ootion @ 1 k∐z	Audioprocessor (all 'itera 'iat)		60		dB
SVNN	Ripple rejection @ 1 kHz	Stereo decr der - ^udioprocessor		45		dB	

ESD 2.3

All pins are protected against ESD according to the MIL883 standard.

Therma! data

าลเ:!a 5. Thermal data

Symbol	Parameter	Value	Unit
R _{th j-pins}	Thermal resistance junction to pins max	85	°C/W



Electrical specification

2.5 Audio processor part feature

2.5.1 Input multiplexer

- Fully differential or quasi-differential CD and cassette stereo input
- AM mono or stereo input
- Phone differential or single ended input
- Internal beep with 2 frequencies (selectable)
- Mixable phone and beep signals
- Loudness
- Second order frequency response
- ipsolete Product(s) Programmable center frequency and quality factor
- 15 x 1 dB steps
- Selectable flat-mode (constant attenuation)

2.5.2 Volume control

- 1 dB attenuator
- Max. gain 20 dB
- Max. attenuation 79 dB
- Soft-step gain control

2.5.3 **Bass control**

- 2nd order frequency response
- Center frequency programmable in 4 (5) steps
- DC gain programmable
- 7 x 2 dB staps

2.5.4 Treble control

- 2nd order frequency response
- Center frequency programmable in 4 steps
- 7 x 2 dB steps

2.5.5 Speaker control

4 independent speaker controls (1 dB steps control range 50 dB)

Mute function 2.5.6

- Direct mute
- Digitally controlled softmute with 4 programmable time constants





Electrical specification

TDA7461

2.6 Audio processor electrical characteristics

 Table 6.
 Audio processor electrical characteristics

 $(V_S = 9 \text{ V}; T_{amb} = 25 \, ^{\circ}\text{C}; R_L = 10 \, \text{k}\Omega;$ all gains = 0 dB; f = 1 kHz; unless otherwise specified).

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Input selec	etor					
R _{in}	Input resistance	all inputs except phone	70	100	130	ΚΩ
V _{CL}	Clipping level		2.2	2.6		VRMS
S _{IN}	Input separation		80	100		dB
G _{IN MIN}	Min. input gain		-1	0	1 ,	dB
G _{IN MAX}	Max. input gain		13	14	15	ίΒ
G _{STEP}	Step resolution		1	2	3	dB
V	DC Stano	Adjacent gain step	-5	0	+5	mV
V_{DC}	DC Steps	G _{MIN} to G _{MAX}	-5	20-	+5	mV
Differentia	I CD stereo input		0-4			
	In and an about	Differential	70	100	130	ΚΩ
Rin	Input resistance	Common mode	20	30	40	ΚΩ
CMDD	Common model valantian vatio	V _{CM} = 1 V _{RMS} @ 1 khz	45	70		dB
CMRR	Common mode rejection ratio	V _{CM} = 1 V _{RMS} ₹ 10 kHz	45	60		dB
en	Output noise @ speaker output	20 Hz to 20 kHz flat; all stages 0dB		9	15	μV
Differentia	I phone input	5)		•		
Б	1,165	Differential	10	15	20	ΚΩ
R_{in}	Input resistance	Common mode	20	30	40	ΚΩ
CMRR	Common mayo rejection ratio	V _{CM} = 1 V _{RMS} @ 1 kHz	45	70		dB
CIVINN	Common mode rejection ratio	V _{CM} = 1 V _{RMS} @ 10 kHz	45	60		dB
Beep cont	0.					
V _{Ri.1S}	Beep level		250	350	500	mV
f _{BMIN}	Lower beep frequency		570	600	630	Hz
f _{BMAX}	Higher beep frequency		1.15	1.2	1.25	KHz
Mixing con	ntrol			•		
		Source	-1	0	1	dB
		Source	-5	-6	-7	dB
M_{LEVEL}	Mixing level	Source	-10	-12	-14	dB
		Beep/Phone	-1	0	1	dB
Volume co	ntrol					
G _{MAX}	Max gain		19	20	21	dB
A _{MAX}	Max attenuation		-83	-79	-75	dB
	I	I .			1	





Electrical specification

Table 6. Audio processor electrical characteristics (continued)

 $(V_S = 9 \text{ V}; T_{amb} = 25 \text{ °C}; R_I = 10 \text{ k}\Omega; \text{ all gains} = 0 \text{ dB}; f = 1 \text{ kHz}; \text{ unless otherwise specified})$

V _{DC} DC steps From 0 dB to GMIN -7 0.5 +7 mV LOudness control ASTEP Step resolution 0.5 1 1.5 CB A _{MAX} Max. attenuation -16 -15 -14 dB f _{CMIN} Lower center frequency 180 20 220 Hz f _{CMAX} Higher center frequency 360 400 440 Hz Soft mute A _{MUTE} Mute attenuation 60 100 dB T2 0.96 2 ms T3 20 40.4 60 ms T4 200 324 600 ms V _{THlow} Low threshold for SM pin 2.5 V V _{PU} Pull-up voltage 70 100 130 KΩ V _{PU} Pull-up voltage 4.7 V	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
E	A _{STEP}	Step resolution		0.5	1	1.5	dB
ET Tracking error		Attenuation set error	G = -20 to 20 dB	-1.25	0	1.25	dB
V V DC Steps Adjacent attenuation steps -3 0.1 3 mV From 0 dB to GMIN -7 0.5 +7 mV	⊏A	Allendation set enoi	G = -60 to 20 dB	-4	0	3	dB
From 0 dB to GMIN	Ет	Tracking error				2	dB
From 0 dB to GMIN	V	DC atons	Adjacent attenuation steps	-3	0.1	3	mV
Aster Step resolution	v DC	DC steps	From 0 dB to GMIN	-7	0.5	+7	mV
Amax	LOudness	control				4	
Tourn Lower center frequency 180 200 220 Hz	A _{STEP}	Step resolution		0.5	1	1.5	c'B
Figure	A _{MAX}	Max. attenuation		-16	-15	-77	dB
Figure	f _{CMIN}	Lower center frequency		180	270	220	Hz
Mute attenuation 60 100 dB		Higher center frequency		360	400	440	Hz
T1	Soft mute			6-1-			
T2	A _{MUTE}	Mute attenuation	3/8	60	100		dB
To			T1		0.48	1	ms
Table Tab	_	Delay time	T2		0.96	2	ms
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ID		Т3	20	40.4	60	ms
V _{THhigh} High threshold for SM pin. 2.5 V R _{PU} Internal pull-up resistor 70 100 130 ΚΩ V _{PU} Pull-up voltage 4.7 V Soft step T _{SW} Switch time 5 10 15 ms Bass co.t.to! C _{HANGE} Control range ±13 ±14 ±15 dB A _{STEP} Step resolution 1 2 3 dB f _C 54 60 66 Hz f _{C2} 63 70 77 Hz f _{C3} 72 80 88 Hz Q ₄ 90 100(2) 110 Hz Q ₂ 1.1 1.25 1.4 Q ₂ 1.1 1.25 1.4 Q ₃ 1.3 1.5 1.7			T4	200	324	600	ms
V _{THhigh} High threshold for SM pin 2.5	V _{THlow}	Low threshold for SM pin ⁽¹⁾	6)			1	V
Repu Internal pull-up resistor 70 100 130 KΩ		High threshold for SM pir.		2.5			V
T _{SW} Note time		Internal pull-up resistor		70	100	130	ΚΩ
T _{SW} Switch time 5 10 15 ms Bass col. to 2! C _{HANGE} Control range ±13 ±14 ±15 dB A _{STEP} Step resolution 1 2 3 dB f _C 54 60 66 Hz f _{C2} 63 70 77 Hz f _{C3} 72 80 88 Hz f _{C4} 90 100(2) 110 Hz Q _{BASS} Quality factor Q ₁ 0.9 1 1.1 Q ₂ 1.1 1.25 1.4 Q ₂ Q ₃ 1.3 1.5 1.7 1.7	V _{PU}	Pull-up voltage:			4.7		٧
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Soft step	0.10					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	T _{SW}	Switch time		5	10	15	ms
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Bass cout	าไ			•		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	C _{RANGE}	Control range		±13	±14	±15	dB
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	_	Step resolution		1	2	3	dB
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			f _{C1}	54	60	66	Hz
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	£	Combon from 1	f_{C2}	63	70	77	Hz
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	τC	Center trequency		72	80	88	Hz
Q_{BASS} Quality factor $\begin{array}{c ccccccccccccccccccccccccccccccccccc$				90	100 ⁽²⁾	110	Hz
Q _{BASS} Quality factor Q ₃ 1.3 1.5 1.7			Q ₁	0.9	1	1.1	
Q ₃ 1.3 1.5 1.7	0	Ovality factor	Q_2	1.1	1.25	1.4	
Q ₄ 1.8 2 2.2	V _{THlow} V _{THligh} R _{PU} V _{PU} Soft step T _{SW} Bass Col.to C _{HA-NGE} A _{STEP}	Quality factor	Q_3	1.3	1.5	1.7	
			Q_4	1.8	2	2.2	





Electrical specification

TDA7461

 Table 6.
 Audio processor electrical characteristics (continued)

 $(V_S = 9 \text{ V}; T_{amb} = 25 \, ^{\circ}\text{C}; R_1 = 10 \, \text{k}\Omega; \text{ all gains} = 0 \, \text{dB}; f = 1 \, \text{kHz}; \text{ unless otherwise specified}).$

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
DCcam	Race DC gain	DC = off	-1	0	+1	dB
DCGAIN	Bass-DC-gain	DC = on	4	4.4	6	dB
Treble cont	rol					
C _{RANGE}	Control range		±13	±14	±15	dB
A _{STEP}	Step resolution		1	2	3	dB
		f _{C1}	8	10	12	KHz
4-	Contar fraguency	f _{C2}	10	12.5	15	KHz
fc	Center frequency	f _{C3}	12	15	13	KHz
		fc4	14	17.5	24	KHz
Speaker att	tenuator			90		•
C _{RANGE}	Control range		53	-50	-47	dB
A _{STEP}	Step resolution		0.5	1	2	dB
A _{MUTE}	Output mute attenuation	. 310	80	90		dB
E _E	Attenuation set error		-2		2	dB
V_{DC}	DC steps	105		0.1	5	mV
Audio outp	uts	Ob		•		
V _{CLIP}	Clipping level	\ /	2.2	2.6		V _{RMS}
R _L	Output load resistance	51	2			ΚΩ
CL	Output load capacitance				10	nF
R _{OUT}	Output Impedance			30	100	W
V _{DC}	DC voltage 13v el		3.6	3.8	4.0	V
General						
	140	BW = 20 Hz to 20 kHz		3	15	/
0.0	Output noise	output muted		3	15	μV
e ^V O	Output noise	all gain = 0 dB BW = 20 Hz to 20 kHz		6.5	15	μV
C/N	Cignal to paiga vatio	all gain = 0 dB flat; V _O = 2 V _{RMS}		106		dB
S/N	Signal to noise ratio	bass treble at 12 dB; V _O = 2.6V _{RMS}		100		dB
ہ	Diotortion	V _{IN} = 1 V _{RMS} ; all stages 0 dB		0.002	0.1	%
d	Distortion	V _{IN} = 1 V _{RMS} ; bass & treble = 12 dB		0.05	0.1	%
S _C	Channel separation left/right		80	100		dB
	Total tracking error	A _V = 0 to -20 dB	-1	0	1	dB
E _T	Total tracking effor	A _V = -20 to -60 dB	-2	0	2	dB

^{1.} The SM pin is active low (Mute = 0)



^{2.} See description of audioprocessor part - bass & treble filter characteristics programming

Description of the audio processor part

TDA7461

3 Description of the audio processor part

3.1 Programmable input matrix

The programmable input matrix of the TDA7461 offers several possibilities to adapt the audioprocessor to the desired application. In to the standard application we have:

- CD quasi differential
- Cassette stereo
- Phone differential
- AM mono
- Stereo decoder input.

The input matrix can be configured by only 2 bits: bits 3 and 4 of subaddress 0. Be sically the bit of subaddress 13 is fixed by the application and has to be programmed only cace at the startup of the IC.

For many configurations the two bits are also fixed during one application (e.g. the standard application) and a change of the input source can be done by leading the first three bits of subaddress 0

In other configurations for some sources a programming of bit 3 and 4 of subaddress 0 is necessary in addition to the three source selection bits. In every case only the subaddress 0 has to be changed to switch from one source to another.

The following picture shows the input and source programming flow:

CD QD

CASSETTE FM STD

AM STD

PHONE (D)

TDA7461

CD QD

CD FD

APPL. 1

APPL. 2

APPL. 3

APPL. 4

APPL. 5

APPL. 6

CD FD

CASSETTE FM STD

AM MONO

PHONE (SE)

CD FD

CASSETTE FM STD

AM STEREO

CD FD

CASSETTE FM STD

AM STD

PHONE (SE)

Figure 3. Input configuration tree

CD QD

CASSETTE

AM STEREO

PHONE (SE)

CD QD

CASSETTE FM STD

AM MONO

PHONE (D)

D97AU632B

In AMSTD configuration the AM mono signal is lead through the FM stereo decoder part to use its additional filters.

Description of the audio processor part

TDA7461

Table 7. Input and source programming

Anni Ni		Pin nı	umber		Duggue	····················(1)		
Appl. N#	6	8	9	10	Programming ⁽¹⁾			
1	CD _{GND}	Phone _{GND}	Phone	AM _{MONO}	Startup	0/xxx11xxx		
					Startup	0/xxxx1xxx		
2	CD	Dhono	AMRIGHT	A N A	FM	0/xxx11100		
2	CD _{GND}	Phone _{GND}	AWINIGHT	AM _{LEFT}	AM	0/xxx01011		
					Phone	0/xxx11010		
					Startup	0/xxxx1xxx		
	CD	Dhone	Phone	AMSTD	FM	()/メメニス゚1100		
3	CD _{GND}	Phone _{GND}			AM	℃/xxx01100		
					Phone	0/xxx11010		
4	CDR _{GND}	CDL _{GND}	Phone	AM _{MON'S}	Startup	0/xxxx0xxx		
					Startup	0/xxxx0xxx		
5	CDR _{GND}	CDL _{GND}	AMRIGHT	A.1. LEFT	FM	0/xxx10100		
					AM	0/xxx00011		
			105		Startup	0/xxxx0xxx		
6	CDB	CDI	Phone	A N A	FM	0/xxx10100		
6	CDR _{GND}	CDL _{GND}	Priorie	AM _{STD}	AM	0/xxx00100		
	<u>, </u>	(5)			Phone	0/xxx10010		

^{1.} Syntax 0/xxx11100 me ins: CUBADDRESS = 0 - DATA BYTE = xxx11100 (x - don't care).

3.1.1 How to find the right input configuration

The beau way to come to the desired configuration may be to go through the application tree from the top to the bottom while making the specific decisions.

This way will lead to one of the six possible applications. Then take the number of the application and go into the pinning table. Here you will find the special pinout as well as the special programming codes for selecting sources.

For example in Appl. 6 the TDA7461 has to be configured while startup with the data byte 0/xxxx0xxx.

To select the FM, AM or phone source the last five significant bits of subaddress 0 have to be changed, for any other source the last three bits are sufficient (see data byte specification).

3.1.2 Input stages


Most of the input circuits are the same as in previous ST audio processors with exception of the CD inputs (see *Figure 4*). In the meantime there are some CD players in the market having a significant high source impedance which affects strongly the common mode rejection of the normal differential input stage. The additional buffer of the CD input avoids this drawback and offers the full common mode rejection even with those CD players.



Description of the audio processor part

The TDA7461 can be configured with an additional input; if the AC coupling before the speaker stage is not used (bit 7 in subaddress 5 set to "1") ACINL and ACINR pins can be used as an additional stereo input.

Figure 4. Input stages



3.1.3 AutoZero

In order to reduce the number of pins there is no AC coupling between the In-Gain and the following stage, so that any offset generated by or before the In-Gain stage would be transferred of even amplified to the output. To avoid that effect a special offset cancellation stage called AutoZero is implemented.

To avoid audible clicks the audioprocessor is muted before the loudness stage during this time. In some cases, for example if the μP is executing a refresh cycle of the I^2C bus programming, it is not useful to start a new AutoZero action because no new source is selected and an undesired mute would appear at the outputs. For such applications the TDA7461 could be switched in the "Auto Zero Remain" mode (Bit 6 of the subaddress byte). If this bit is set to high, the DATABYTE 0 could be loaded without invoking the AutoZero and the old adjustment value remains.

3.2 Mux output

The MUX_L and MUX_R outputs can provide selectively the output of the input multiplexer (Speaker RF register, Byte 8, bit 6=1) or the output of the stereo decoder (Speaker RF register Byte 8 bit 6=0).

If bit D3 byte 10 (Stdec Register) is set to 1, then the stdec signal is automatically muted, when another source is selected at the input multiplexer.



Description of the audio processor part

TDA7461

If bit D3 byte 10 (Stdec Register) is set to 0, then the stdec signal will be always available at the Mux out pins, no matter which is the selected source.

The selection of the stereodecoder input, via a special procedure, is recommended.

- 1. Soft Mute or Mute the signal path
- 2. Temporary deselect the stereodec
- 3. Wait 100-200 ms to allow the stdec internal filters to settle
- 4. Select sterodec input (with automatic autozero)

This procedure guarantees an optimum offsetcancellation, avoiding big DC offsets due to the autozero circuitry, which otherwise could try to compensate the signal sourced at the MPX input instead of the stereodecoder intrinsic offset.

3.3 Mixing stage

This stage offers the possibility to mix the internal beep or the phone signal in any other source.


Due to the fact that the mixing stage is also located behind the in-Gain stage fine adjustments of the main source level can be done in this way.


3.3.1 Loudness

There are four parameters programmable in the loudness stage (see Figure 5, 6 and 7):

- Attenuation
- Center frequency
- Loudness Q
- Flat Mode: in this mode ine loudness stage works as a 0 15dB attenuator.

Figure 5. Loudness attenuation @ fc = 400 Hz Figure 6. Loudness center frequency @ Atten. = 15 dB (second order)





Description of the audio processor part





Figure 7. Loudness attenuation = 15 dB @ fc = 400 Hz

3.3.2 Softmute

The digitally controlled softmute stage allows muting/demuting the signal with a I^2C bus programmable slope. The mute process can either be activated by the softmute pin or by the I^2C bus. The slope is realized in a special S shaped cur is to mute slow in the critical regions (see *Figure 8*). For timing purposes the Bit 3 of the I^2C bus output register is set to 1 from the start of muting until the end of demuting.



 Please notice that a started Mute action is always terminated and could not be interrupted by a change of the mute signal.

3.3.3 Soft step volume


When volume level is changed often an audible click appears at the output. The root cause of those clicks could be either a DC offset before the volume stage or the sudden change of the envelope of the audio signal. With the Soft step feature both kinds of clicks could be reduced to a minimum and are no more audible (see *Figure 9*).



Description of the audio processor part

TDA7461

Figure 9. Soft step timing



 For steps more than 1dB the soft step mode should be deactivated because it could generate a 1dB error during the blend-time.

3.3.4 Bass

There are three parameters programmable in the bass stage (see Figure 10, 11, 12, 13):

- Attenuation
- Center Frequency (60, 70, 80 and 100 Hz)
- Quality Factors (1, 1.25, 1.5 and 2)

3.3.5 DC mode

In this mode the DC gain is increased 5%.4 dB. In addition the programmed center frequency and quality factor is decreased by 25 % which can be used to reach alternative center frequencies or quality factors.

3.3.6 Treble

There are two parameters programmable in the treble stage (see *Figure 14, 15*):

- Attenuation.
- Cen er frequency (10, 12.5, 15 and 17.5 kHz).

3.3.7 Speaker attenuator

Due to practical aspects the steps in the speaker attenuator are not linear over the full range. At attenuations more than 24 dB the steps increase from 1.5 dB to 10 dB (please see data byte specification).



Description of the audio processor part

Figure 10. Bass control @ fc = 80 Hz, Q = 1 Figure 11. Bass center @ Gain = 14 dB, Q = 1




Figure 12. Bass quality factors @ Gain = 14 dB, fc = 80 Hz

Figure 13. Bass normal and DC mode @ Gain = 14 JL, ic = 80 Hz (1)




Figure 14. Treble control @ fc = 17.5 kHz)






Figure 15. Treble center frequencies @ Gain = 14 dB





(1) In general the center frequency, Q and DC-mode can be set independently. The exception from this rule is the mode (5/xx1111xx) where the center frequency is set to 150Hz instead of 100 Hz.





4 Stereo decoder part

4.1 Stereo decoder feature

- No external components necessary
- PLL with adjustment free fully integrated VCO
- Automatic pilot dependent mono/stereo switching
- Very high suppression of intermodulation and interference
- Programmable roll-off compensation
- Dedicated RDS Softmute
- High cut and stereo blend characteristics programmable in a wide range
- Internal Noise blanker with threshold controls
- Multipath detector with programmable internal/external influence
- I²C bus control of all necessary functions

4.2 Stereo decoder electrical characteristics

 Table 8.
 Stereo decoder electrical characteristics

 $(V_S = 9 \text{ V}; \text{ de-emphasis time constant} = 50 \,\mu\text{s}. \, V_{\text{miPX}} = 500 \,\text{mV}, 75 \,\text{kHz deviation}, \, f = 1 \,\text{kHz}. \, G_I = 6 \,\text{dB}, \, T_{\text{amb}} = 25 \,^{\circ}\text{C}; \, \text{unless otherwise specified})$

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{IN}	MPX input level	Input gain = 3.5 dB		0.5	1.25	VRMS
R _{in}	Input resistance		70	100	130	ΚΩ
G _{min}	Minimum input gain		1.5	3.5	4.5	dB
G _{max}	Max input yait.		8.5	11	12.5	dB
G _{STEP}	Ste, resclution		1.75	2.5	3.25	dB
SVRR	Supply voltage ripple rejection	V _{ripple} = 100 mV, f = 1 kHz		55		dB
a	Max channel separation		30	50		dB
(Hr)	Total harmonic distortion			0.02	0.3	%
<u>S+N</u> N	Signal plus noise to noise ratio	S = 2 V _{rms}	80	91		dB
Mono/stereo sv	vitch					
V _{PTHST1}	Pilot threshold voltage	for Stereo, PTH = 1	10	15	25	mV
V _{PTHST0}	Pilot threshold voltage	for Stereo, PTH = 0	15	25	35	mV
V _{PTHMO1}	Pilot threshold voltage	for Mono, PTH = 1	7	12	17	mV
V _{PTHMO0}	Pilot threshold voltage	for Stereo, PTH = 0	10	19	25	mV
PLL						
Δf/f	Capture range		0.5			%





TDA7461 Stereo decoder part

Table 8. Stereo decoder electrical characteristics (continued)

(V_S = 9 V; de-emphasis time constant = 50 μ s, V_{MPX} = 500 mV, 75 kHz deviation, f = 1 kHz. G_I = 6 dB, T_{amb} = 25 °C; unless otherwise specified)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
De-emphasis	and high cut ⁽¹⁾		<u>l</u>			•
τHC50	De-emphasis time constant	Bit = 7, Subadr. 10 = 0 V _{LEVEL} >> V _{HCH}	25	50	75	μЅ
τHC75	De-emphasis time constant	Bit = 7, Subadr. 10 = 1 V _{LEVEL} >> V _{HCH}	50	75	100	μS
τHC50	High cut time constant	Bit = 7, Subadr. 10 = 0 V _{LEVEL} >> V _{HCL}	100	150	200	μs
τHC75	High cut time constant	Bit = 7, Subadr. 10 = 1 V _{LEVEL} >> V _{HCL}	150	225	300	με
Stereo blend	and high cut-control		1	-9	0	•
REF5V	Internal reference voltage		4.7		5.3	V
TC _{REF5V}	Temperature coefficient			3300		ppm
L _{Gmin}	Min. level gain	\Q\	P -1	0	+1	dB
L _{Gmax}	Max. level gain	-0/10	8	10	12	dB
L _{Gstep}	Level gain step resolution	202	0.3	0.67	1.0	dB
V_{SBLmin}	Min. voltage for mono	0,4	29	33	37	%REF5V
V _{SBLmax}	Max. voltage for mono		54	58	62	%REF5V
V _{SBLstep}	Step resolution		5.0	8.4	12	%REF5V
VHCH _{min}	Min.voltage for no high out		36	42	46	%REF5V
VHCH _{max}	Max. voltage or no nigh cut		62	66	70	%REF5V
VHCH _{step}	Step rosolution		5	8.4	12	%REF5V
VHCL _{min}	Min. voltage for full high cut		13	17	21	%VHCH
VHCI _{-m ux}	iviax. voltage for full high cut		29	33	37	%VHCH
	armonic suppression at the outp	out	ļ			!
α19	Pilot signal	f = 19 kHz	40	50		dB
α38	Sub carrier	f = 38 kHz		75		dB
α57	Sub carrier	f = 57 kHz		62		dB
α76	Sub carrier	f = 76 kHz		90		dB
Intermodulation	on ⁽²⁾)	1	1	1	1	I
α2	Dilet signal	$f_{mod} = 10 \text{ kHz}$ $f_{spur} = 1 \text{ kHz}$;		65		dB
α3	Pilot signal	$f_{mod} = 13 \text{ kHz};$ $f_{spur} = 1 \text{ kHz};$		75		dB





Table 8. Stereo decoder electrical characteristics (continued)

(V_S = 9 V; de-emphasis time constant = 50 μ s, V_{MPX} = 500 mV, 75 kHz deviation, f = 1 kHz. G_I = 6 dB, T_{amb} = 25 °C; unless otherwise specified)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Traffic radio (3)						
α57	Signal	f = 57 kHz		70		dB
SCA - Subsidia	ry communications authorization	on ⁽⁴⁾				
α67	Signal	f = 67 kHz		75		dB
ACI - Adjacent	channel interference ⁽⁵⁾					
α114	Signal	f = 114 kHz		95		Gr ₃
α190	Signal	f = 190 kHz		84		dB

- 1. By design/characterization but functionally guaranteed through dedicated test mode structure
- 2. Intermodulation Suppression: measured with: 91% pilot signal; fm = 10kHz or 13kHz.
- 3. Traffic radio (V.F.) suppression: measured with: 91 % stereo signal; 9 % pilot signal; fm= $_1$ k lz, 5% sub carrier (f = 57 kHz, fm = 23 Hz AM, m = 60 %)
- 4. SCA (subsidiary communications authorization) measured with: 81% mono sign (1; 3% pilot signal; fm = 1 kHz; 1 0% SCA sub carrier (fs = 6 7 kHz, unmodulated).
- 5. ACI (adjacent channel interference) measured with: 90% mono signal; 9% o. o. o. signal; fm = 1 kHz; 1% spurious signal (fs = 110 kHz or 186 kHz, unmodulated).





TDA7461 Stereo decoder part

4.3 Noise blanker part

- internal 2nd order 140 kHz high pass filter
- programmable trigger threshold
- additional circuits for trigger adjustment (deviation, field-strength)
- very low offset current during hold time
- four selectable pulse suppression times

Table 9. Noise blanker electrical characteristics

Symbol	Parameter	Test condition		Min.	Тур.	Max.	Unit
			NBT = 111		30		mV_OP
			NBT = 110		35	.10	m / _{OP}
			NBT = 101		40		mV_{OP}
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Trigger threshold (1), (2)	maga with V 0.0V	NBT = 100		45		mV_{OP}
V _{TR}	ingger threshold (*//(=/	meas. with V _{PEAK} = 0.9V	NBT = 011		0:0		mV_{OP}
			NBT = 010		55		mV_{OP}
			NBT = 061	0	60		mV _{OP}
			NET = 200		65		mV_{OP}
		-10			260		mV_{OP}
V	Noise Controlled	mana with V	NCT = 01		220		mV_{OP}
V _{TRNOISE}	Trigger Threshold ⁽³⁾	meas. with V _{PEAK} 1.5V	NCT = 10		180		mV_{OP}
		1151	NCT = 11		140		mV_{OP}
		\ _{MFX} = CmV	0.5	0.9	1.3	V	
V _{RECT}	Rectifier Voltage	$V_{MPX} = 50 \text{mV}; f = 150 \text{KHz}$		1.5	1.7	2.1	V
	2100	V _{MPX} = 100mV; f = 150KHz		2.2	2.5	2.9	٧
			OVD = 11	0.5	0.9(off)	1.3	mV_{OP}
V	ໄດ້ຮາງສະເວດ dependent ⁽⁴⁾	means. with V _{MPX} = 800mV	OVD = 10	0.9	1.2	1.5	${\rm mV}_{\rm OP}$
V _{RECT DEV}	r≎ctifier voltage	(75KHz dev.)	OVD = 01	1.7	2.0	2.3	${\rm mV}_{\rm OP}$
5			OVD = 00	2.5	2.8	3.1	mV_{OP}
		means. with	FSC = 11	0.5	0.9(off)	1.3	V
VRECT FS	Fieldstrength controlled ⁽⁵⁾	V _{MPX} = 0mV	FSC = 10	1.0	1.3	1.6	V
VRECTES	rectifier voltage	V _{LEVEL} << V _{SBL}	FSC = 01	1.5	1.8	2.1	V
		(fully mono)	FSC = 00	2.0	2.3	2.6	V

- 1. All thresholds are measured using a pulse with T_R = 2 μ s, T_{HIGH} = 2 μ s and T_F = 10 μ s.
- 2. NBT represents the Noise blanker-Byte bits D2; D0 for the noise blanker trigger threshold
- 3. NAT represents the Noise blanker-Byte bit pair D4,D3 for the noise controlled trigger adjustment
- 4. OVD represents the Noise blanker-Byte bit pair D7,D6 for the over deviation detector
- 5. FSC represents the Fieldstrength-Byte bit pair D1,D0 for the fieldstrength control





Figure 16. Noise blanker diagram




Figure 17. Trigger threshold vs. V_{PEAK}






Figure 13. Deviation controlled trigger adjustment



TDA7461 Stereo decoder part





4.4 Multipath detector

- Internal 19 kHz bandpass filter
- Programmable bandpass and rectifier gain
- Two pin solution fully independent usable for external programming
- Selectable internal influence on Stereo bread

Table 10. Multipath detector electrical characteristics


Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
f _{CMP}	Center frequency of multipath- bandpass	stereo decoder locked on pilot tone		19		KHz
	100,0	bits D ₂ , D ₁ configuration byte = 00		6		dB
	Pands sa gain	bits D ₂ , D ₁ configuration byte = 01		16		dB
G _{BPMP}	Bandp.₁ss gain	bits D ₂ , D ₁ configuration byte = 10		12		dB
76		bits D ₂ , D ₁ configuration byte = 11		18		dB
601		bits D ₇ , D ₆ configuration byte = 00		7.6		dB
RECTMP	Rectifier gain	bits D ₇ , D ₆ configuration byte = 01		4.6		dB
		bits D ₇ , D ₆ configuration byte = 10		0		dB
Існмр	Rectifier charge current			1		μΑ
IDISMP	Rectifier discharge current			1.5		mA



4.5 Description of stereo decoder

The stereo decoder part of the TDA7461 (see *Figure 20*) contains all functions necessary to demodulate the MPX signal like pilot tone dependent mono/stereo switching as well as "stereo blend" and "high cut" functions. Adaptations like programmable input gain, roll-off compensation, selectable de-emphasis time constant and a programmable fieldstrength input allow to use different IF devices.

Figure 20. Block diagram of the stereo decoder



4.5.1 Stereo decoder mute

The TDA7461 has a fast and easy to control RDS mute function which is a combination of the audioprocessor splanute and the high-ohmic mute of the stereo decoder. If the stereo decoder is selected and a softmute command is sent (or activated through the SM pin) the stereo decoder will be set automatically to the high-ohmic mute condition after the audio signal has been soft muted.

The mute condition simply the unmute command must be sent: the stereo decoder is unmuted immediately and the audioprocessor is softly unmuted. *Figure 21* shows the output signal V_O as well as the internal stereo decoder mute signal. This influence of Softmute on the stereo decoder mute can be switched off by setting bit 3 of the Softmute byte to "0". A stereo decoder mute command (bit 0, stereo decoder byte set to "1") will set the stereo decoder in any case independently to the high-ohmic mute state.

If any other source than the stereo decoder is selected the decoder remains muted and the MPX pin is connected to Vref to avoid any discharge of the coupling capacitor through leakage currents.

4.5.2 Input stages

The In gain stage allows to adjust the MPX signal to a magnitude of about 1Vrms internally which is the recommended value. The 4th order input filter has a corner frequency of 80 kHz and is used to attenuate spikes and noise and acts as an anti aliasing filter for the following switch capacitor filters.





TDA7461 Stereo decoder part

4.5.3 **Demodulator**

In the demodulator block the left and the right channel are separated from the MPX signal. In this stage also the 19 kHz pilot tone is cancelled. For reaching a high channel separation the TDA7461 offers an I²C bus programmable roll off adjustment which is able to compensate the lowpass behavior of the tuner section.

If the tuner attenuation at 38 kHz is in a range from 20.2 % to 31 % the TDA7461 needs no external network before the MPX pin. Within this range an adjustment to obtain at least 40 dB channel separation is possible. The bits for this adjustment are located together with the fieldstrength adjustment in one byte. This gives the possibility to perform an optimization step during the production of the carradio where the channel separation and the fieldstrength control are trimmed.




Figure 21. Signals during stereo decoder's soft mute

4.5.4 De-emphasis and high cut

The lo vinast filter for the de-emphasis allows to choose between a time constant of 50 µs and 75 µs (bit D7, Stereo decoder byte).

The high cut control range will be in both cases $t_{HC} = 2 * t_{Deemp}$. Inside the high cut control range (between VHCH and VHCL) the LEVEL signal is converted into a 5 bit word which controls the lowpass time constant between t_{Deemp} ...3 × t_{Deemp} .

There by the resolution will remain always 5 bits independently of the absolute voltage range between the VHCH and VHCL values. The high cut function can be switched off by I²C bus (bit D7, Fieldstrength byte set to "0").

4.5.5 PLL and pilot tone detector

The PLL has the task to lock on the 19 kHz pilotone during a stereo transmission to allow a correct demodulation. The included detector enables the demodulation if the pilot tone reaches the selected pilottone threshold VPTHST. Two different thresholds are available. The detector output (signal stereo, see block diagram) can be checked by reading the status byte of the TDA7461 via I²C bus.





4.5.6 Fieldstrength control

The fieldstrength input is used to control the high cut and the stereo blend function. In addition the signal can be also used to control the noise blanker thresholds.

4.5.7 Level input and gain

To suppress undesired high frequency modulation on the high cut and stereo blend function the LEVEL signal is lowpass filtered firstly. The filter is a combination of a 1st order RC lowpass at 53 kHz (working as anti-aliasing filter) and a 1storder switched capacitor lowpass at 2.2 kHz. The second stage is a programmable gain stage to adapt the LEVEL signal internally to different IF.

The gain is widely programmable in 16 steps from 0 dB to 10 dB (step = 0.67 dB). These 4 bits are located together with the Roll-Off bits in the "Stereo decoder Adjustment" byte to simplify a possible adaptation during the production of the carradio.




Figure 22. Internal stereo blend characteristics

4.5.8 Stere blend control

The stereo blend control block converts the internal LEVEL voltage (LEVEL INTERN) into an demodulator compatible analog signal which is used to control the channel separation between 0dB and the maximum separation. Internally this control range has a fixed upper limit which is the internal reference voltage REF5V. The lower limit can be programmed to be 33%, 42%, 50% or 58% of REF5V (see *Figure 23*).

To adjust the external LEVEL voltage to the internal range two values must be defined: the LEVEL gain L_G and VSBL. To adjust the voltage where the full channel separation is reached (VST) the LEVEL gain LG has to be defined. The following equation can be used to estimate the gain:

$$L_{G} = \frac{REF5V}{Field strength voltage[STEREO]}$$

The gain can be programmed through 4 bits in the "Stereo decoder-Adjustment" byte.

The MONO voltage VMO (0 dB channel separation) can be chosen selecting 33, 42, 50 or 58 % of REF5V.






TDA7461 Stereo decoder part

All necessary internal reference voltages like REF5V are derived from a band gap circuit. Therefore they have a temperature coefficient near zero. This is useful if the fieldstrength signal is also temperature compensated.

But most IF devices apply a LEVEL voltage with a TC of 3300 ppm. The TDA7461 offers this TC for the reference voltages, too. The TC is selectable with bit D7 of the "stereo decoder adjustment" byte.

Figure 23. Relation between internal and external LEVEL voltage and setup of Stereo blend



4.5.9 High cut control

The high cut control setup is similar to the steried bend control setup: the starting point VHCH can be set with 2 bits to be 42, 50, 5c cr 66% of REF5V whereas the range can be set to be 17 or 33% of VHCH (see *Figure* 24).

Toemp

Toemp

Toemp

VHCL

D97AU640

This is the second of the second of

Figure 24. High cut characteristics

4.6 FUnctional description of the noise blanker

In the automotive environment the MPX signal is disturbed by spikes produced by the ignition and for example the wiper motor. The aim of the noise blanker part is to cancel the audible influence of the spikes. Therefore the output of the stereo decoder is held at the actual voltage for $40~\mu s$.

In a first stage the spikes must be detected but to avoid a wrong triggering on high frequency (white) noise a complex trigger control is implemented. Behind the trigger stage a pulse former generates the "blanking" pulse. To avoid any crosstalk to the signal path the noise blanker is supplied by his own biasing circuit.



4.6.1 Trigger path

The incoming MPX signal is highpass filtered, amplified and rectified. This second order highpass-filter has a corner frequency of 140 kHz. The rectified signal, RECT, is lowpass filtered to generate a signal called PEAK. Also noise with a frequency 140 kHz increases the PEAK voltage. The PEAK voltage is fed to a threshold generator, which adds to the PEAK voltage a DC dependent threshold VTH. Both signals, RECT and PEAK+VTH are fed to a comparator which triggers a re-triggerable monoflop. The monoflop's output activates the sample-and-hold circuits in the signalpath for 40 µs.

The block diagram of the noiseblanker is given in Figure 25.

4.6.2 Automatic noise controlled threshold adjustment (ATC)

There are mainly two independent possibilities for programming the trigger threshold: the low threshold in 8 steps (bits D0 to D2 of the noiseblanker byte)

the noise adjusted threshold in 4 steps (bits D3 and D4 of the noiseblance byte, see fig. 18).

The low threshold is active in combination with a good MPX signal without any noise; the PEAK voltage is less than 1V. The sensitivity in this operation is high.

If the MPX signal is noisy the PEAK voltage increases due to the higher noise, which is also rectified. With increasing of the PEAK voltage the ingger threshold increases, too. This particular gain is programmable in 4 steps (see Figure 17).




Figure 25. Block diagram of the noise blankert

4.6.3 Automatic threshold control

Besides the noise controlled threshold adjustment there is an additional possibility for influencing the trigger threshold. It is depending on the stereo blend control.

The point where the MPX signal starts to become noisy is fixed by the RF part. Therefore also the starting point of the normal noise-controlled trigger adjustment is fixed (*Figure 19*). In some cases the behavior of the noise blanker can be improved by increasing the threshold even in a region of higher fieldstrength. Sometimes a wrong triggering occurs for the MPX signal often shows distortion in this range which can be avoided even if using a low threshold.



TDA7461 Stereo decoder part

Because of the overlap of this range and the range of the stereo/mono transition it can be controlled by stereo blend. This threshold increase is programmable in 3 steps or switched off with bits D0 and D1 of the fieldstrength control byte.

4.6.4 Over deviation detector

If the system is tuned to stations with a high deviation the noise blanker can trigger on the higher frequencies of the modulation. To avoid this wrong behavior, which causes noise in the output signal, the noise blanker offers a deviation dependent threshold adjustment. By rectifying the MPX signal a further signal representing the actual deviation is obtained. It is used to increase the PEAK voltage. Offset and gain of this circuit are programmable in 3 steps with the bits D6 and D7 of the stereo decoder byte (the first step turns off the detector, see *Figure 18*).

4.7 Functional description of the multipath detector

Using the internal detector the audible effects of a multipath condition can be minimized. A multipath condition is detected by rectifying the 19 kHz spectrum in the fieldstrength signal.

Selecting the "internal influence" in the configuration byte, the channel separation is automatically reduced during a multipath condition according to the voltage appearing at the MPOUT pin.

To obtain a optimal performance an adaptation is necessary. Therefore the gain of the 19 kHz bandpass is programmable in four steps as well as the rectifier gain. The attack and decay times can be set by the external capacitor value.

4.8 Test mode

During the test mode which can be activated by setting bit D0 of the testing byte and bit D5 of the subaddress byte to "1" several internal signals are available at the CASSR pin. During this mode the input resistance of 100 k Ω is disconnected from the pin. The internal signals available are shown in the software specification.

Figure 26. Block diagram of the multipath detector




Figure 27. Application example 1





Figure 28. Application example 2







I²C bus interface description


5 I²C bus interface description

5.1 Interface protocol

The interface protocol comprises:

- a start condition (S)
- a chip address byte (the LSB bit determines read/ write transmission)
- a subaddress byte
- a sequence of data (N-bytes + acknowledge)
- a stop condition (P)

Figure 29. Interface protocol diagram



S = Start

ACK = Acknowledge

AZ = AutoZero-Remain

T = Testing

I = Auto increment

P = Stop

Max. clock speed: 500 kbitc/s

The transmitted data is a nomatically updated after each ACK.

Transmission car Le repeated without new chip address.

5.2 Auto increment

It hit I in the subaddress byte is set to "1", the auto increment of the subaddress is enabled.

Table 11. Transmitted data (send mode)

MSB							LSB
Х	X	X	X	ST	SM	Х	Х

SM = Soft mute activated

ST = Stereo

X = Not used





I²C bus interface description

TDA7461

Table 12. Subaddress (receive mode)

MSB						LSB		FUNCTION
Х	ΑZ	Т	I	А3	A2	A 1	A0	FONCTION
				0	0	0	0	Input selector
				0	0	0	1	Loudness / Auto-Zero
				0	0	1	0	Volume
				0	0	1	1	Softmute / Beep
				0	1	0	0	Bass / Treble Attenuator
				0	1	0	1	Bass / Treble Configuration
				0	1	1	0	Speaker attenuator LF
				0	1	1	1	Speaker attenuator L'1
				1	0	0	0	Speaker attenua or FiF
				1	0	0	1	Speaker attenuator RR / Blank time adjust
				1	0	1	0	Stereo decoder
				1	0	1	18	Noise blanker
				1	1	U	O	Fieldstrength Control
				1	1	0	1	Configuration
				1	P	1	0	Stereo decoder Adjustment
			. 10	ì	1	1	1	Testing

T = Testmode

I = Auto increment

AZ = At to Zero Remain

X = not used

Data byte specification

Data byte specification 6

Table 13. Input selector

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	Function
								Source selector
					0	0	0	CD
					0	0	1	Cassette
					0	1	0	Phone
					0	1	1	AM
					1	0	0	Stereo Decoder
					1	0	1	Input FM
					1	1	0	Mute
					1	1	1	AC inputs
								CE m Ja ?
				0				CD Full-differential
				1				CD Quasi-diff
								AM/FM mode
			1		0	G	1	AM mono
			0		U	1	1	AM stereo
			0		1	0	0	AM through Stereo decoder
			1		1	0	0	FM- Stereo decoder
				51				In-gain
0	0	0						14 dB
0	0	1						12 dB
:	: _	O						:
1	710	0						2 dB
1	1	1						0 dB





TDA7461

Table 14. Loudness

MSB						LSB	Function	
D7	D6	D5	D4	D3	D2	D1	D0	Function
								Attenuation
				0	0	0	0	0 dB
				0	0	0	1	-1 dB
				:	:	:	:	:
				1	1	1	0	-14 dB
				1	1	1	1	-15 dB
								Filter
			0					on
			1					off (flat)
								Center frequency
		0						200 Hz
		1						400 Hz
								Lou iness Q
	0						3c (Low (1 ^s t order)
	1					•	6/	normal (2 nd order)
1						c C		must be "1"

Note: The attenuation is specified at high frequencies. Around the center frequency the value is different depending on the programmed attenuation (see Loudness frequency response).





Data byte specification

Table 15. Mute, Beep and Mixing

MSB						LSB	Function	
D7	D6	D5	D4	D3	D2	D1	D0	Function
				0	0 0 1 1	0 1 0 1	0 1	Mute Enable Softmute Disable Softmute Mute time =0.48 ms Mute time =0.96 ms Mute time =40.4 ms Mute time =324 ms Stereo decoder softmute influence = off Stereo decoder softmute influence = on
			0				. (Beep Be ⇒p Froquency = 600 Hz Beet Frequency = 1.2 kHz
0 0 1 1	0 1 0	0 1	. 1.9		O _X	SC	e	Mix-Source = Beep Mix-Source = Phone Full Mix Signal Source -12 dB + Mix-Signal -2.5 dB Source -6 dB + Mix-Signal -6 dB Full Source

Note: for more information to the Stereo decoder-Softmute-Influence please refer to the stereo decoder description.





TDA7461

Table 16. Volume

MSB							LSB	Function			
D7	D6	D5	D4	D3	D2	D1	D0	runction			
								Gain/Attenuation			
	0	0	0	0	0	0	0	+32 dB			
	0	0	0	0	0	0	1	+31 dB			
	:	:	:	:	:	:	:	:			
	0	0	0	1	1	0	0	+20 dB			
	0	0	0	1	1	0	1	+19 dB			
	0	0	0	1	1	1	0	+18 dB			
	:	:	:	:	:	:	:				
	0	0	1	1	1	1	1	+1 dB			
	0	1	0	0	0	0	0	0 dB			
	0	1	0	0	0	0	1	- 1 dB			
	:	:	:	:	:	:	:	. 00			
	1	1	0	1	1	1	0	-78 an			
	1	1	0	1	1	1	1	-79 1B			
								Soft step			
0							VO.	Soft step volume = off			
1					L	C	l	Soft step volume = on			

Note: It is not recommended to use a gain mole than 20dB for system performance reason. In general, the max. gain should be limited by software to the maximum value, which is needed for the system.





Data byte specification

Table 17. Bass and treble attenuation

MSB					LSB	Function			
D7	D6	D5	D4	D3	D2	D1	D0	Tunction	
								Treble steps	
				0	0	0	0	-14 dB	
				0	0	0	1	-12 dB	
				:	:	:	:	:	
				0	1	1	0	-2 dB	
				0	1	1	1	0 dB	
				1	1	1	1	0 dB	
				1	1	1	0	+2 dB	
				:	:	:	:	.(5)	
				1	0	0	1	+12 dB	
				1	0	0	0	+14 dB	
								Bass steps	
0	0	0	0					-14 dF)	
0	0	0	1					-12 c'B	
:	:	:	:				*	0	
0	1	1	0			1	10,	-2 dB	
0	1	1	1			\sim C		0 dB	
1	1	1	1			13		0 dB	
1	1	1	0		()			+2 dB	
:	:	:	:					:	
1	0	0	1					+12 dB	
1	0	0	<u> </u>	01				+14 dB	

For example 12dB T: \b\end{a} = \text{and} -8dB Bass give the following data byte: 0 0 1 1 1 0 0 1.





TDA7461

Table 18. Bass and treble filter characteristics

MSB					LSB	Function			
D7	D6	D5	D4	D3	D2	D1	D0	Function	
								Treble	
						0	0	Center Frequency = 10 kHz	
						0	1	Center Frequency = 12.5 kHz	
						1	0	Center Frequency = 15 kHz	
						1	1	Center Frequency = 17.5 kHz	
	0	1 0 0 1	1 0 1 0	0 0 1 1 1	0 1 0 1 1	cO	et	Bass Center Frequency = 60 Hz Center Frequency = 70 Hz Center Frequency = 80 Hz Center Frequency = 100 Hz Center Frequency = 100 Hz Center Frequency = 150 Hz Quality factor = 1 Quality factor = 1.25 Quality factor = 1.5 Cuality factor = 2 DC-Gain = 0 dB DC-Gain = ±4.4 dB	
0					O	23		AC Coupling ⁽¹⁾ For External Connection Internally Connection	

^{1.} For deeper information see applied ticn examples Figure 27 and 28.

For example Treble cente: 1.9quency = 15kHz, Bass center frequency = 100Hz, Bass Q = 1 and DC = 0dB give the following DA: A 3Y TE: 1 0 0 0 1 1 1 0



obsolete P



Data byte specification

Table 19. Speaker attenuation (LF, LR, RF, RR)

MSB						LSB	Function		
D7	D6	D5	D4	D3	D2	D1	D0	Function	
								Attenuation	
		0	0	0	0	0	0	0 dB	
		0	0	0	0	0	1	-1 dB	
		:	:	:	:	:	:	:	
		0	1	0	1	1	1	-23 dB	
		0	1	1	0	0	0	-24.5 dB	
		0	1	1	0	0	1	-26 dB	
		0	1	1	0	1	0	-28 dB	
		0	1	1	0	1	1	-30 dB	
		0	1	1	1	0	0	-32 dB	
		0	1	1	1	0	1	-35 dB	
		0	1	1	1	1	0	-28 dB -30 dB -32 dB -35 dB -40 dB	
		0	1	1	1	1	1	-50 dB	
		1						Speaker 1 1ute	
1	1							N'ust ออ "1" (except RF, RR speaker; se	
								below)	
							0	Blank Time adj. (subaddress speaker	
0	0							RR)	
0	1)~		38 μs	
1	0							25.5 μs	
1	1		4	6				32 μs	
ı								22 μs	
			(0)					Output selector for pins 15 and 16.	
		70)	J.					subaddress speaker RF)	
	0							Stereo decoder output selected	
S	1							Input multiplexer output selected	



TDA7461

Table 20. Stereo decoder

MSB					LSB	Function		
D7	D6	D5	D4	D3	D2	D1	D0	Function
							0	STD unmuted
							1	STD muted
					0	0		IN-Gain 11 dB
					0	1		IN-Gain 8.5 dB
					1	0		IN-Gain 6 dB
					1	1		IN-Gain 3.5 dB
				1				Stereo decoder Unmuted with Stdec Input selected and automatically Muted at the selection of any other source.
				0				Stereo decoder Unnution whichever is the selected scurve.
		1 0	1				4. (Forsed ทยาว Moi o/stereo switch automatically
	0	_						Filot threshold high
	1							Pilot threshold low
0 1						þ		De-emphasis 50 μs De-emphasis 75 μs

Table 21. Noise blanker

	MSB				51			LSB Function	
	D7	D6	D5	D.1	D3	D2	D1	D0	FullCuon
						0	0	0	Low threshold 65 mV
		~ c C				0	0	1	Low threshold 60 mV
						0	1	0	Low threshold 55 mV
	.0.					0	1	1	Low threshold 50 mV
10	10					1	0	0	Low threshold 45 mV
1050/8						1	0	1	Low threshold 40 mV
60.						1	1	0	Low threshold 35 mV
\sim 0 $^{\circ}$						1	1	1	Low threshold 30 mV
O_{r}				0	0				Noise controlled threshold 320 mV
				0	1				Noise controlled threshold 260 mV
				1	0				Noise controlled threshold 200 mV
				1	1				Noise controlled threshold 140 mV
			0						Noise blanker off
			1						Noise blanker on
	0	0							Over deviation adjust 2.8 V
	0	1							Over deviation adjust 2.0 V
	1	0							Over deviation adjust 1.2 V
	1	1							Over deviation detector off



Data byte specification

Table 22. Field strength control

MSB					LSB	Function		
D7	D6	D5	D4	D3	D2	D1	D0	Function
						0	0	Noise blanker Field strength Adj 2.3 V
						0	1	Noise blanker Field strength Adj 1.8 V
						1	0	Noise blanker Field strength Adj 1.3 V
						1	1	Noise blanker Field strength Adj Off
				0	0			VSBL at 33 % REF 5 V
				0	1			VSBL at 42 % REF 5 V
				1	0			VSBL at 50 % REF 5 V
				1	1			VSBL at 58 % REF 5 V
		0	0					VHCH at 42 % REF 5 V
		0	1					VHCH at 50 % REF 5 V
		1	0					VHCH at 58 % PEr ごV
		1	1					VHCH at 66 % I:EF 5 V
	1							VHC∟ a' 17 % VHCH
	0							VHCL at 33 % VHCH
0							X	High cut OFF
1							10,	High cut ON

Table 23. Configuration

	MSB					()		LSB	Function
	D7	D6	D5	D4	D3	D2	D1	D0	FullCuon
					5				Noise rectifier discharge resistor
							0	0	R = infinite
			41)				0	1	$R = 56 \text{ k}\Omega$
			(O)				1	0	$R = 33 \text{ k}\Omega$
		220					1	1	R =18 kΩ
									Multipath detector bandpass gain
	16				0	0			6 dB
76	i,				0	1			16 dB
~O'					1	0			12 dB
005018					1	1			18 dB
Ob									Multipath detector internal influence
				0					On
				1					Off
			1						Mute be "1"
									Multipath detector reflection gain
	0	0							Gain = 7.6 dB
	0	1							Gain = 4.6 dB
	1	0							Gain = 0 dB
	1	1							Off





TDA7461

Table 24. Stereo decoder adjustment

MSB							LSB	Function			
D7	D6	D5	D4	D3	D2	D1	D0	runction			
								Roll-off compensation			
					0	0	0	not allowed			
					0	0	1	20.2%			
					0	1	0	21.9%			
					:	:	:	:			
					1	0	0	25.5%			
					:	:	:	:			
					1	1	1	31.0%			
								Level gain			
	0	0	0	0				OdB			
	0	0	0	1				0.66 dB			
	0	0	1	0				1.33 dB			
	:	:	:	:				: 0			
	1	1	1	1				10 a.3			
	•	•		•			<u>}-</u> -(
						1	6	Temperature compensation at level input			
0						~C		TC = 0			
1					- V	5		TC = 16.7 mV/K (3300 ppm)			
								1C = 16.7 mV/K (3300 ppm)			
	510	du	cil	3) (
ite.											



Data byte specification

Table 25. Testing

MSB							LSB	Function
D7	D6	D 5	D4	D3	D2	D1	D0	Function
							0	Stereo decoder test signals OFF Test signals enabled if bit D5 of the subaddress (test mode bit) is set to "1", too
						0		External Clock Internal Clock
		0 0 0 0 0 0 0 1 1 1 1	0 0 0 0 1 1 1 1 0 0 0 0	0 0 1 1 0 0 1 1 0 1	0 1 0 1 0 1 0 1 0 1 0 1		et	Test signals at CASS_R VHCCH Level intern Pilot magnitu de VCOCCN VCO Control Voltage Pilot inreshold i !OLDN NB threshold F228 VHCCL VSBL not used not used PEAK not used REF5V not used
x @	0 1							VCO Off On
0 1								Audio processor test mode Only if bit D5 of the subaddress (test mode bit) is set to "1" Off

Note: This byte is used for testing or evaluation purposes only and must not be set to other values than the default "11111110" in the application!



Package information TDA7461

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: <u>www.st.com</u>.

ECOPACK® is an ST trademark.

DIM.	mm			inch			OUTLINE AND
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MECHANICAL DATA
Α			2.65			0.104	
a1	0.1		0.3	0.004		0.012	,,,Cl
b	0.35		0.49	0.014		0.019	
b1	0.23		0.32	0.009		0.013	0100
С		0.5			0.020		and the same of th
c1			45°	(typ.)			THE LAND
D	17.7		18.1	0.697		0.713	Could to the Color of the Color
Е	10		10.65	0.394		0.419	, O
е		1.27			ر 0.05	<u>50</u>	
еЗ		16.51			0.65		
F	7.4		76	2.25		0.299	
L	0.4		.2.	υ.016		0.050	SO-28
S	8° (max.)						
\{\b_{\b_{1}}\}	28			e3	D	1	
0							<i></i>





TDA7461 Revision history

8 Revision history

Table 26. Document revision history

	Date	Revision	Changes						
	20-Oct-2003	6	Initial release.						
	13-Jan-2009	7	Document reformatted. Document status changed from datasheet to "not for new design". Removed all refences to DIP28 package. Added Table 1: Device summary on page 1. Updated Section 7: Package information on page 46.						
Obsolete Product(s)									





Distributor of STMicroelectronics: Excellent Integrated System LimitedDatasheet of TDA7461ND - IC PROCESSOR CAR RAD SGNL SO-28

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TDA7461

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiated (ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and sen ices doscribed herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and solvices described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property Liquits is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property containe 2 in any intellectual proper

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE ANCION BALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNE'SE FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN VIRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCT'S OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PF OP ENTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of S. p. oducts with provisions different from the statements and/or technical features set forth in this document shall immediately void any war any granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liabi. To T.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

